This reference frequency might come from an off-chip source or the locally regenerated clock in the case of an equalizer. As opposed to delay-locked loops that shifl the delay to align an unknown signal, the DRL adjusts the delay to a given reference tone. However, the relationship between the locked delay and the reference frequency is influenced by circuit non-idealities. transversal equalizers rely on true time delay. An active analog delay stage is proposed that requires a sixteenth ofthe area ofa comparable LC delay line. A delay reference loop is also presented to tune the delay stage against process, voltage, and temperature variations. A reference signal is introduced to tune the delay. The impact of non-idealities must he considered to understand the relationship between the reference frequency and the locked lime delay. A SiCe BiCMOS implementation of the active analog delay stage and delay reference loop is presented that operates l a 10Gb/s.
INTRODUCTION

ACTIVE ANALOG DELAY
Optical fiber and copper backplane cannot be treated as ideal channels in multi-gigabit-per-second wireline communication. Dispersion in fiber or copper interconnects drastically reduces system sensitivity. To reach higher bit rates or extend transmission distance, transceivers require channel equalization.
Transversal filters have been suggested for equalization oflinear impairments at high frequencies [I] . A transversal filter, shown in Fig. 1 , is constructed from the weighted sum of a tapped-delay line. The transversal filter becomes an equalizer when the output signal i s monitored to adjust the weights, c k . This paper addresses the implementation oftime delay in an integrated circuit at IOGb/s. where g, is the transconductance, R, and R, are the collector and emitter resistances, and C, is the total capacitance between the base and the collector. This capacitance is often referred to as the Miller capacitance because the gain of the stage enhances its impact on the dominant pole of the stage. Emitter degeneration improves the dynamic range and the bandwidth of each delay stage, which is particularly important in cascading stages.
In (2), the left-half plane pole and the right-half plane zero should have the same absolute frequencies, i.e.
The delay reference loop toplogy and the proposed (3) resulting in aunity low frequency gain. This condition also prevents severe attenuation or saturation when cascading stages and alleviates the Miller capacitance. The time delay of the stage, T, is controlled by the frequency of the pole (and zero). Since both frequencies are proportional to C,, the stage delay is controlled with a variable capacitance. The placement of a tuning capacitor, C,, magnifies the inherent device capacitance,C, , without restricting the handwidth because the pole and zero move in tandem. The required capacitance is on the order of g , T / 2 . A stage time-delay of half of a hit period is usually chosen for equalization applications, Since g, is on the order of tens of millisiemens for typical current levels, the required capacitance is less than a picofarad and is, thus, area eficient.
If we include the impact of C,, there is another pole located close to the f r of the transistors. However, C , can impact the transistor speed if it dominates C , . The transistor speed is approximately (4) Clearly, if C, dominates C , the f r decreases at the same rate that the time delay increases and Therefore, the amount of delay variation per stage is lim.
ited. The useful delay variation range is restricted by C,.
DELAY REFERENCE LOOP
Implementing any delay in an integrated technology compels consideration of the process, voltage, and temperature (PVT) variations. We use a delay reference loop (DRL) to compensate for these PVT variations, as shown in Fig. 2 . The DRL implementation is general to any tunable delay lines whether active or passive. As opposed to delay locked loop (DLL) topologies that aid clock recovery and frequency synthesis, the DRL generates an accurate time delay with a reference tone frequency.
The feedback dynamics with a conventional multiplier as a phase detector ensure that the stable equilibrium point is in quadrature to force the error voltage to be zero. Reference Frequency (GHz) Fig. 3 . The effect ofthe imperfect integration is reduced variation. If A,. is infinite, (7) reduces to cos(wT) = 0 and the stable locked state is a delay of one fourth the reference period. Otherwise, (7) can be solved numerically for a unique equilibrium time delay. Fig. 3 demonstrates that non-ideal gain cuts down on the achievable delay variation per stage. Nevertheless, the choice of total gain, A & , seems arbitrary since there is a unique mapping between the reference frequency and the resulting time delay. In fact, only the range of time delay is determined by the gain. Hence, the gain is chosen to achieve the delay variation desired of each delay stage over a particular frequency range.
IV. EXPERIMENTAL RESULTS
The circuit was implemented in a SiGe BiCMOS process. We chose an ECL compatible voltage swing of 300mVpp. For the delay stage, the collector resistance is 150n and, therefore, the emitter resistance that achieves unity gain through degeneration is 120R A series combi- delay reference Iwp.
device was favored over a MOS accumulation mode varactor because of the smoother C-V relationship.
The simulated bandwidth'of the delay stage varied by less than 10% for a 25% change in delay, i.e., the bandwidth of the delay vanes between 27 and 30GHz while providing tuning of over 3ps per stage for nominal stage delay of 1 2 . 5~~. The tuning range was chosen to allow locking over PVT variations. However, larger ranges might be used to operate at different data rates. The total area of a single 1 2 . 5~s delay stage is 0.0055mm2. For comparison, the passive LC delays of [2] requires 0.35mm2 per stage to provide 50ps of delay. The passive LC delay occupies 16 times the area per delay than the active stage.
The measured time delay for the active analog delay stage is compared with Spectre simulations in Fig. 4 . The DRL is shut down and the control voltage is scanned. Both clock and PRBS are used because the PRBS does not have any spectral content at the clock frequency. The agreement for both a clock and the PRBS sequence at SGb/s implies that the group delay is relatively flat. The simulation results demonstrate close agreement until the control voltage falls below IV. At this point, the bias ofthe varactor is no longer strictly reverse since the swing of the stage brings the base voltage above the control voltage. Hence, the electron drift in the junction is impaired by the shift from the reverse to forward bias condition and the capacitance increases.
Chip microphotograph of active analog delay line and Reference Frequency (GHz) Fig. 6 . variation at difference reference frequencies.
The delay reference loop consists of a symmetric Gilbert multiplier phase detector with gain of 95mVlrad. A differential operational amplifier is configured as an inverting integrator and has bandwidth of 1 kHz. A chip microphotograph is provided in Fig. 5 . The circuit includes a separate through delay path, tuned from the DRL circuit.
The locked behavior is illustrated in Fig. 6 . The DRL is locked to an RF frequency synthesizer. The tone is scanned and the control voltage and-relative time of the signal through the delay path are recorded. The time delay variation is normalized to a single stage delay. Fig. 5 demonstrates close agreement with the predictions of an imperfect integrating loop and the measurements.
The delay path consumes 5mA at 3.3V per stage and has four stages to generate a loops delay. The DRL consumes 15mA at 3.3V. The current overhead introduced by the DRL is minimal in circuits that rely on a large number of time delay stages such as a transversal equalizer.
Two data eyes are presented in Fig. 7 to compare the performance at 5 and 10Gbis.
Comparison of the predicted and measured time delay V. CONCLUSION This work proposes the active analog delay as a realization for true time delay in equalizers and other broadband circuit applications. The active analog delay leverages smaller area and power requirements that scale with technology compared to transmission line and lumped LC lines. To implement the proposed active analog delay, a delay reference loop has been ,designed. The delay reference loop tracks the process, voltage, and temperature variations of the circuit with a stable reference frequency. A SiGe chip was fabricated that demonstrates the delay-reference I m p operation at 5GBls and IOCBls. This work has Eye diagram at 5GWs and IOGb/s for the active
